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Abstract— The cross-point architecture for memory
arrays is widely considered as one of the most attrac-
tive solutions for storage and memory circuits thanks
to simplicity, scalability, small cell size, and conse-
quently high density and low cost. Cost-scalable verti-
cal 3-D cross-point architectures, in particular, offer the
opportunity to challenge Flash memory with compara-
ble density and cost. To develop scalable cross-point
arrays, however, select devices with sufficient ON–OFF
ratio, current capability, and endurance must be available.
This paper presents a select device technology based on
volatile resistive switching with Cu and Ag top electrode and
silicon oxide (SiOx) switching materials. The select device
displays ultrahigh resistance window and good current
capability exceeding 2 MAcm−2. Retention study shows a
stochastic voltage-dependent ON–OFF transition time in the
10 µs–1 ms range, which needs to be further optimized for
fast memory operation in storage class memory arrays.
Index Terms— Conductive bridge RAM (CBRAM),
cross-point array, select device, silicon oxide, storage class
memory, volatile switching.
I. INTRODUCTION
CROSS-POINT arrays represent a promising architectureto compete with Flash memories in terms of density
and bit cost. In a cross-point array, every memory element
is located at the intersection between a row and a column
electrode wire, therefore achieving a minimum device size of
4F2, where F is the minimum lithographic feature. Cross-point
arrays were proposed for resistive switching (RS) memory
(RRAM) [1]–[3] and phase change memory (PCM) [4], [5],
both benefitting from a relatively large resistance window and
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a scalable device size. Similar to Flash memory, 3-D versions
of the cross-point architectures have been proposed adopting
either horizontal stacking [3], [5], [6] or vertical concepts
[7]–[9]. For these reasons, cross-point arrays have scalable bit
cost that is required to develop storage class memories with
density comparable to Flash [10].
Due to the dense crisscross structure of a cross-point circuit,
read and programming operations inevitably lead to disturb
effects, such as voltage disturb or sneak paths [1], [3], [11].
In the latter, application of a read/program voltage across a
selected memory cell also results in unintended current con-
tributions from half-selected cells, which share either the same
row or the same column as the selected device. To mitigate
those sneakpaths, each memory element must be accompanied
by a select device with high nonlinear characteristic. Due to
voltage division across the memory and select elements, most
of the applied voltage drops across the high-resistance select
device, thus inhibiting the sneak-path leakage.
To minimize sneak-path effects and maximize the available
array size, the select device should display a very high ON–OFF
ratio, usually estimated as the ratio of the current at the
operational voltage (V) and at the half voltage (V/2). The
select element should also show sufficiently large current I (V )
to enable set/reset operations of the memory element [3], [12],
while its endurance and bandwidth should be compatible
with the memory element. Also, select devices should be
fabricated in the back end of line (BEOL) to enable 3-D
stackable or vertical crossbar arrays [13]. To satisfy these
multiple requirements, several types of select elements have
been proposed, including oxide-based p-n diodes [1], [3],
mixed ionic-electronic conduction devices [14], oxide-based
tunnel diodes [15], insulator–metal transition layers [2], [16],
chalcogenide-based threshold switching devices [5], [17], and
threshold vacuum switches [18].
Most recently, novel select devices based on volatile con-
ductive bridge RAM (CBRAM) were demonstrated with both
Cu and Ag top electrode (TE) materials. CBRAM with a
Cu/SiOx structure displays both unipolar and bipolar switching
[19], evidencing the capability of ultralow current operation
(IC = 10 pA) [20]. Most recently, volatile switching was
shown in Cu/SiO2 devices below IC = 500 µA, thus sup-
porting Cu/SiO2 stacks for use in select devices [21], [22].
Volatile switching was also demonstrated in CBRAM with
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Fig. 1. Sketch of (a) Cu/SiOx select device stack and (b) Ag/SiOx select
device stack.
Ag TE, and attributed to the unstable migration of Ag [21],
[23]–[25]. Thanks to the extremely high ON–OFF ratio and
low voltage operation, the volatile RRAM with Cu and Ag
electrodes might be an excellent select device for SiOx -based
RRAM with high ON–OFF ratio [26].
This paper presents SiOx -based (with x ≈ 1) RRAM
devices with Cu or Ag TE, exhibiting volatile switching with
high ON–OFF ratio up to 107. The Ag/SiOx device shows
bipolar switching after forming and volatile behavior for the
compliance current IC below 100 µA. The retention time has
been characterized by time-resolved experiments, indicating
large variability of the ON–OFF transition time in a broad range
between 10 µs and 1 ms. Optimization of the retention time
for fast device operation in a cross-point array is discussed.
A preliminary study of the Cu/SiOx and Ag/SiOx select
devices was reported previously in [21]. Here, we provide a
fully detailed report, with a deep investigation about the transi-
tion from volatile to nonvolatile switching at variable IC , about
the thickness dependence of volatile switching in Ag/SiOx ,
and about the time evolution of the OFF-state resistance and
threshold voltage after switching. This paper further elaborates
about the capability of SiOx -based RRAM also addressed in
the companion paper about nonvolatile memory devices [26].
II. EXPERIMENTAL DEVICES AND SETUP
Fig. 1(a) shows a schematic of the select devices addressed
in this paper, including Cu/SiOx /C stack and Ag/SiOx /C stack.
Each device consists of a one-transistor/one-resistor (1T1R)
structure, where the transistor was fabricated in the front
end, and was connected to the BEOL select device via a
W plug, similar to the RRAM devices in the companion
paper [26]. The TE layer (Cu, Ag) and the SiOx switching
layer were deposited by e-beam evaporation without breaking
the vacuum [23]. The bottom electrode (BE) was a graphitic C
pillar with a diameter of 70 nm. The metallic TE thickness was
50 nm, while SiOx was deposited with various thicknesses tox
between 3 and 7 nm. A mixed DC/AC experimental setup
was used to allow full electrical characterization of the select
devices [26]. All devices were characterized after forming,
which was carried out at positive voltage, except where noted.
III. SWITCHING CHARACTERISTICS
OF Cu/SiOx DEVICES
To analyze the selector properties of our Cu/SiOx devices,
we first applied a forming step with positive voltage aiming
at inducing the formation of conductive filament (CF) by
Fig. 2. (a) I–V curves for the Cu/SiOx stack for IC = 1 µA. (b) I–V curves
for the same device for IC = 20 µA. Increasing IC leads to a transition
from unidirectional volatile switching to bipolar nonvolatile switching.
injection of Cu cations from the TE. After forming, the device
was operated with the same IC as in the forming operation,
except where noted. Fig. 2(a) shows the measured I–V curves
at IC = 1 µA: after reducing the voltage to zero from
the ON state, the device displays again OFF state during the
subsequent negative and positive voltage sweeps, with constant
set voltage Vset = 1.2 V. This indicates spontaneous retraction
of the CF back to the TE without the need to apply any
negative voltage. The spontaneous retraction is possibly due to
the buildup of a compressive/tensile stress gradient inducing
migration of the Cu CF back to the TE and disconnection
of the CF at the BE side [27]. This, however, only occurs at
zero bias, as the I–V curves clearly show the presence of
an ON state during the whole voltage ramp-down, without
any abrupt transition to the OFF state. Such behavior was
observed for relatively low IC , whereas for IC > 10 µA,
the conventional bipolar switching with nonvolatile ON state
was recovered [see Fig. 2(b)]. The transition from volatile to
nonvolatile switching at relatively high IC suggests a threshold
value of the CF size, possibly explained by plastic deformation
of the SiOx matrix and release of the mechanical stress at
the CF location, thus reducing the stress-induced instability
of the LRS [27]. The ON–OFF ratio approaches 108 at the
reset voltage Vreset = −1.2 V, namely, from the reset current
Ireset = 100 µA to the HRS leakage current in the range of a
few picoamperes, the latter being limited by the experimental
current sensitivity. However, such a large resistance window
is accompanied by extremely low endurance, in the range of
a few cycles under DC operation, thus strongly limiting the
feasibility of Cu/SiOx stack for nonvolatile RRAM.
IV. SWITCHING CHARACTERISTICS
OF Ag/SiOx DEVICES
Fig. 3(a) shows the measured I–V curves for CBRAM
devices with Ag TE shown in Fig. 1(b). In this case, the
device switches to an ON state due to the formation of a Ag
CF at a threshold voltage VT ≈ 1.9 V. A relatively high
compliance current IC = 50 µA was used in the experiment.
As the voltage across the device decreases, the device switches
back to the OFF state at a hold voltage VH ≈ 1.3 V, unlike the
Cu-SiOx device. This suggests that the Ag CF is thinner and/or
less stable compared with the Cu case, thus resulting in a more
efficient CF retraction at low voltages. Also, for Ag/SiOx , a
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Fig. 3. (a) Measured I–V curves for the Ag/SiOx stack. (b) Measured
VT, VH (for both positive and negative bias), and IOFF as a function of
the number of cycles.
Fig. 4. (a) Measured I–V characteristics for the Ag/SiOx stack, where
a negative sweep was applied first, followed by forming under positive
voltage which could lead to bidirectional volatile switching. (b) Sketch
of the CF structure where positive-voltage forming and successive
retraction of the CF results in the formation of a BE reservoir, enabling
bidirectional switching from both electrode sides.
bipolar switching behavior was observed with smaller thresh-
old voltage at negative bias of about VT ≈ −0.4 V. Fig. 3(b)
shows the measured VT and VH for 150 DC cycles for both
positive and negative bias, showing the markedly asymmetric
switching with smaller negative VT and VH . The figure also
shows the subthreshold leakage current IOFF at 1 V, indicating
a stable leakage below 1 pA, which suggests that the whole
CF was dissolved after each switching event. Data indicate
an ON–OFF ratio exceeding 107, limited by the instrumental
sensitivity of IOFF.
A. Explanation of Bidirectional Switching
Given the strongly asymmetric structure of the device,
similar to the Cu/SiOx stack in Section III, we investigated
the origin of bipolar switching in Fig. 4. To better understand
the origin of bipolar switching, we tested the possibility to
form the device under negative voltage. Fig. 4(a) shows the
I–V curve measured on a pristine device during a negative
voltage sweep to VTE = −12 V. In this case, no forming event
was observed, thus suggesting that the BE has no active role
in the switching mechanism in Ag/SiOx devices. A positive
voltage sweep was then applied evidencing a forming event at
VTE = 3 V. After the forming process, application of a negative
voltage revealed low voltage switching, thus demonstrating
bipolar switching behavior only following positive forming.
The lack of negative forming and the onset of bidirectional
switching after positive forming can be explained by the
phenomena sketched in Fig. 4(b). First of all, application of a
positive voltage leads to a forming process, consisting in the
Fig. 5. (a) Forming voltage as a function of the SiOx thickness.
(b) Example of RS behavior for a sample with tox = 3 nm.
Fig. 6. (a) Measured I–V curves for the Ag/SiOx stack at increasing IC.(b) VT and VH as a function of IC, showing volatile switching for
IC = 80 µA and below, whereas switching at IC = 100 µA led to
permanent ON state (VT = 0 V).
injection of Ag cations into the SiOx layer, thus creating a
conductive bridge to the BE. As the bias is removed, the CF
spontaneously disrupts, thus deactivating electrical connection
between TE and BE. However, a significant amount of Ag
atoms remain segregated at the BE side, which then can
serve as a reservoir for RS upon application of a negative
voltage. A similar incorporation of Ag clusters within the
oxide layer in RRAM has been recently observed by high-
resolution TEM [24], which supports our interpretation of
bidirectional switching in Ag/SiOx devices.
B. Impact of tox
Oxide thickness plays a key role in controlling the switching
characteristics of the Ag/SiOx device. Fig. 5(a) shows the
forming voltage Vform of Ag/SiOx devices as a function of tox,
ranging from 3 to 7 nm. The forming voltage increases with
thickness, which is consistent with the field-driven breakdown
process at the origin of forming [26]. After forming, we
observed a tendency to nonvolatile switching in the case of the
device with the thinnest oxide tox = 3 nm. This is shown in
Fig. 5(b), reporting a set of switching characteristics indicating
bipolar switching with positive voltage set and negative voltage
reset transitions. On the other hand, devices with a thicker
oxide showed bidirectional volatile switching behavior similar
to data in Section IV-A. In the following, data will refer to
the device with tox = 5 nm.
C. Impact of IC
Volatile switching based on metallic filament formation has
been previously demonstrated [18], [28], although typically
at relatively low compliance current IC which is not relevant
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Fig. 7. (a) Measured voltage (top) and current (bottom) oscilloscope
traces, (b) corresponding I–V curves, and (c) measured VT+ and VT−
as a function of tP. The threshold voltage increases at decreasing tP in
agreement with the time dependence of migration dynamics in CBRAM
and RRAM.
enough for practical use as select element in crossbar arrays.
To study the impact of IC on volatile switching, Fig. 6(a)
shows the switching characteristics of the Ag/SiOx device
for increasing IC between 3 and 100 µA. For each value of
IC , we carried out 20 bipolar cycles (only one representative
I–V curve is shown in the figure), and the VT and VH values
were collected. Fig. 6(b) shows the average values of VT +
(positive threshold voltage), VT− (negative threshold voltage),
VH+ (positive holding voltage), and VH− (negative holding
voltage) as a function of IC . Volatile switching is observed
below or equal to 80 µA, whereas application of higher IC
leads to permanently ON state (VT = VH = 0 V). Different
from the Cu/SiOx stack, the device could not be reset to the
OFF state by negative voltage sweep. The volatile switching
at IC ≈ 80 µA in Fig. 6 supports the use of Ag/SiOx device
as select element for the Ti/SiOx RRAM [26], thus enabling
all-SiOx 1S1R for crossbar arrays of nonvolatile memories.
V. PULSED CHARACTERISTICS
The pulsed characteristics of Ag/SiOx selector were stud-
ied both in terms of the switching characteristics and the
pulsewidth dependence of the threshold voltage VT . Fig. 7(a)
shows the voltage and current oscilloscope traces collected
with the experimental setup described in [26]. An arbitrary
waveform generator was used to apply triangular voltage
pulses to the 1T1R structure, while the current was monitored
by measuring the voltage drop across the 50- input resistance
of an oscilloscope connected to the BE terminal. Triangular
voltage pulses were used to monitor the threshold voltage, with
a pulsewidth tP = 1 ms. The threshold voltage was taken
in correspondence of the steep current rise during positive
sweep to 4 V and negative sweep to −2.5 V, where the lower
negative voltage is due to the asymmetric characteristics of
the bipolar switching. Fig. 7(b) shows the corresponding I–V
curve, which was obtained by combining the collected voltages
and currents from the oscilloscope trace at equal times along
the leading edge of the triangular pulse. Between one cycle
and the other, the device was left unbiased for as long as ten
times the duration of the switching pulse, to ensure that the Ag
CF was completely dissolved after switching. Note the highly
linear characteristic in the ON state suggesting ohmic transport
in the CF. The returning I–V curves for decreasing voltage
were not detected because of the vertical trailing edge of the
voltage pulse in Fig. 7(b). The gate voltage was kept constant
during both positive and negative voltage pulses.
Fig. 7(c) shows the extracted VT + and VT− as a function of
the pulsewidth. Threshold voltages in the pulsed regime are
higher than the DC counterpart and increase for decreasing
pulsewidth, which is a well-known behavior in CBRAM and
RRAM devices [29]. The value of VT + increases from 2 V
in the DC case up to more than 3 V for voltage pulses with
tP = 5 µs, while VT − increases from −0.5 to −2 V.
VI. RETENTION TIME
Data in Fig. 7(a) show vertical OFF–ON transition indicating
that the switching time was extremely fast. However, also the
ON–OFF transition time is highly relevant for select devices,
as all previously selected memory cells in the cross-point
array must readily become unselected after access. In the
Ag/SiOx device, the ON–OFF transition time is limited by
the retention time of the Ag CF, which takes some time to
dissolve after its formation. To study the retention time of the
Ag CF, we applied an initial triangular pulse with tP = 1 ms
and amplitude VTE = 5 V to switch the device in the ON
state, then we monitored the resistive state of the device at
increasing times by measuring the current in response to 1000
subsequent triangular pulses with tP = 1 ms and VTE = 0.5 V.
This switch/read experiment was repeated 100 times on the
same device to analyze the cycle-to-cycle variation of the
retention time. Fig. 8 shows three representative behaviors
that were observed on the same device. In Fig. 8(a), the
device remains in the ON state for the whole duration of
the reading pulses, while gradual dissolution of the CF and
final transition to the OFF state were observed in Fig. 8(b).
Immediate transition to the OFF state before the first read
pulse was also detected (not shown). In the latter case, we
occasionally observed a “reswitching” of the device induced
by one of the read pulses, as shown in Fig. 8(c). This can
be explained by a gradual disappearance of the CF, even
in the case of apparent OFF state, as sketched in Fig. 9.
As the CF is gradually dissolving by retraction toward the
Ag TE, the application of the relatively small read voltage
across the small depleted gap induces sufficient electric field
to allow reformation of the CF. In this scenario, random local
redistribution of Ag clusters at zero bias may play a key role
in the reswitching process, as specific spatial configurations
may favor Ag ions rediffusion toward the BE when a small
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Fig. 8. Voltage and current traces during a retention time experiment,
indicating three types of behavior, namely (a) permanent ON state during
the measurement, (b) gradual transition from ON to OFF state, and
(c) transition to OFF state, followed by reswitching to the ON state after
some time.
Fig. 9. Sketch for the reswitching behavior, where the CF is first formed,
then gradually dissolves, until the application of a low-voltage positive
pulse causes switching to the ON state.
read voltage bias is applied. Fig. 10 summarizes the three
representative behaviors by showing the measured resistance
during the 1000 read pulses, including permanent ON state,
gradual ON–OFF transition, and reswitching.
Given the stochastic nature of the CF dissolution, the
process was studied systematically for various tP values, as
shown in Fig. 11(a). First, a triangular pulse with amplitude
Fig. 10. Measured R as a function of number of reading pulses for the
retention experiments as the ones shown in Fig. 8, including permanent
ON state, gradual transition from ON to OFF state, and reswitching
behavior.
Fig. 11. (a) Oscilloscope traces of voltage and current for measuring the
retention time tret. (b) Measured tret as a function of tP for both positive
and negative switching.
VTE = 3.5 V was applied to induce switching to the ON
state, then the voltage was changed abruptly to a constant
read value Vread = 0.1 V to monitor the resistive state of the
device. Vread was chosen to prevent any additional disturb to
the device and enable spontaneous switching OFF. During the
first set operation, a relatively low gate voltage VG = 1.5 V
was used to limit the maximum current to about IC = 50 µA.
On the other hand, a larger gate voltage VG = 3 V was used
during read to minimize the series resistance of the transistor,
which accounts for the read current being larger than the
set current in Fig. 8(a). The read pulse was tread = 10tP
to include the large statistical variation of retention times.
During tread, the current was continuously monitored with
the oscilloscope to allow for the detection of the retention
time tret in correspondence of the read current dropping to
zero [see Fig. 11(a)], revealing the dissolution of the CF. To
improve the signal-to-noise ratio, the current was measured via
a transimpedance amplifier. Fig. 11(b) shows the average tret as
a function of tP , where tret increases for increasing tP . This is
in agreement with previous observations, where the retention
time was improved for increasing the set time [24], [27],
which was explained as the release of the compressive stress
affecting CF retention due to Joule heating during the set
pulse [27]. Retention time under positive and negative switch-
ing cycles confirms the same qualitative and quantitative
behaviors. Fig. 12 shows the cumulative distributions of tret
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Fig. 12. Cumulative distribution of tret for (a) positive voltage switching
and (b) negative voltage switching, for increasing tP.
for increasing tP = 10 µs, 100 µs, 1 ms, and 10 ms. For all
values of tP , the distributions show a large statistical spread,
indicating a broad cycle-to-cycle variation of the switching
OFF dynamics for the same device. Reducing the retention time
and controlling its statistical variation remain vital objectives
to improve the performance of Ag-based select device for
implementation in the future cross-point arrays of resistive
memories.
VII. CONCLUSION
This paper presents a novel volatile CBRAM device using
Cu/SiOx and Ag/SiOx stacks. While Cu/SiOx stack only
shows unipolar select operation at relatively low currents,
Ag/SiOx indicates excellent bidirectional select operation with
ON–OFF ratio exceeding 107 and maximum current around
80 µA, which is fully compatible with low-current Ti/SiOx
RRAM. The device was characterized in pulsed regime to
evaluate the threshold voltage and retention time, the latter
indicating a broad distribution in the range of 1 µs–10 ms.
Reducing and controlling the retention time remain a key
challenge for Ag-based select devices for future crossbar array
applications. More research work at the levels of materials
engineering and pulse algorithm will be needed to improve
the performance for practical use in memory technology.
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